Upstaff Sign up
Marek F.
Created AtUpstaffer since March, 2025

Marek F. — Embedded (C/C++) Software / FPGA Engineer (VHDL)

Expertise in Embedded Software (5.0 yr.), Embedded Firmware (4.0 yr.).

Last verified on March, 2025

Core Skills

FPGA
VHDL
Unix
5 yr.
Intel
XILINX

Bio Summary

- 7+ years of experience as an Embedded Software Engineer with a focus on C/C++ programming, FPGA development, and VHDL;
- Expertise in developing embedded systems, designing and implementing low-level software for hardware interfaces and device drivers;
- Strong background in FPGA design using VHDL and Verilog, with experience in FPGA programming and hardware/software integration;
- Experience with real-time operating systems (RTOS), and communication protocols such as SPI, I2C, UART, and CAN;
- Proficient in C/C++ programming, with strong debugging skills using tools like GDB, JTAG, and Oscilloscopes;
- Worked on hardware/software co-design and FPGA simulation and verification;
- Familiar with Linux and Windows environments, with cross-compilation for embedded platforms;
- Contributed to designing and developing embedded systems for automotive, telecommunications, and consumer electronics sectors.

Technical Skills

Programming LanguagesC, C#, C++, JavaScript, PHP, x86 Assembly
UI Frameworks, Libraries, and BrowsersCSS, HTML
Databases & Management Systems / ORMFirebase Realtime Database, MySQL
Azure Cloud ServicesAzure Logic Apps
Google Cloud PlatformFirebase Realtime Database
UI/UX/Wireframing3D Modelling
Third Party Tools / IDEs / SDK / ServicesAltium, MatLab, PowerPoint
Version ControlBitBucket, Gerrit, Git
PlatformsFPGA
Operating SystemsRTOS, Unix
Mail / Network Protocols / Data transferTCP, USB
Other Technical SkillsARM, ASM, AUTOSAR, CAN, FreeRTOS, GPIO, I2C, JTAG, J-Unit, Multisim, Octave, Oscilloscope, SPI, UART, VxWorks

Work Experience

Software Engineer, Wireless Charging Systems Prototyping

Duration: August 2023 - February 2025

Summary: Prototyping of the new generation wireless charging systems in the automotive industry.

Responsibilities: Conducted read and analysis of prototype PCB schematics, customer defect analysis, tested solutions, prototyped interrupt monitors for latency, and integrated with various protocols and systems such as ASM, C, and Autosar OS.

Technologies: ASM, C, ASK, and FSK protocols, EPP and MPP protocols, ADC, Autosar OS, Davinci code generator, Tresos, Qi-Library from NXP.

Software Engineer, CPU & FPGA Cellular Network Emulation

Duration: October 2019 - June 2023

Summary: Development of a complex CPU & FPGA system to emulate the behavior of cellular networks.

Responsibilities: Built an x86 HTML interface and test application for cellular network configuration parameters, managed cell parameters storage and processing through PowerPC processor boards, and configured LTE or 5G cells in FPGA, with communication over SRIO and JIRA for issue tracking.

Technologies: C, C++, VHDL, LTE, 5G, PowerPC, FPGA, SRIO, JIRA.

Embedded Systems Engineer, Power Electronic Device Firmware & RTL Design

Duration: August 2019 - October 2019

Summary: Design firmware and RTL for a Power Electronic Device using an AURIX Microcontroller and ARTIX FPGA.

Responsibilities: Integrated LWIP stack drivers, researched UART drivers for logging and communication, investigated Microblaze firmware, and analyzed circuit schematics and PCB layouts.

Technologies: AURIX 32-bit Tri-Core Microcontroller, ARTIX 7 Xilinx FPGA, LWIP stack, ASCLIN UART drivers, Microblaze firmware.

Junior Hardware Engineer, Live Video Hardware Design

Duration: July 2017 - April 2019

Summary: Design computer hardware for live video capture, processing, and streaming using Intel Altera FPGA technology.

Responsibilities: Created FPGA hardware modules, designed QSYS networks for Nios II processing, managed on-chip memory, tested and debugged RTL modules, integrated BSP and Intel HAL drivers, and analyzed booting codes for embedded systems.

Technologies: VHDL, QSYS, Nios II, Modelsim, Signal Tap, Avalon bus, BSP, Intel HAL.

Junior Hardware Engineer, Embedded Graphical Processing System Prototyping

Duration: July 2017 - April 2019

Summary: Prototyping an embedded graphical processing system using Xilinx FPGA technology and Linux firmware.

Responsibilities: Developed a boot sequence for Zynq Ultrascale MPSoC, customized and modified U-Boot source, and developed communication and debugging tools within a Linux environment.

Technologies: Xilinx FPGA, Linux kernel, U-Boot, XEN Hypervisor, UARTLITE driver, Petalinux, Eclipse.

Education

The University of Sheffield

Electronics and Communication Engineering Master of Engineering

Open Study College

Pure Mathematics A-Level

Central College Nottingham

Electrical and Electronic Engineering Higher National Diploma

How to hire with Upstaff

1

Talk to Our Talent Expert

Our journey starts with a 30-min discovery call to explore your project challenges, technical needs and team diversity.

2

Meet Carefully Matched Talents

Within 1-3 days, we’ll share profiles and connect you with the right talents for your project. Schedule a call to meet engineers in person.

3

Validate Your Choice

Bring new talent on board with a trial period to confirm you hire the right one. There are no termination fees or hidden costs.

Why Upstaff

Upstaff is a technology partner with expertise in AI, Web3, Software, and Data. We help businesses gain competitive edge by optimizing existing systems and utilizing modern technology to fuel business growth.

Real-time project team launch

<24h

Interview First Engineers

Upstaff's network enables clients to access specialists within hours & days, streamlining the hiring process to 24-48 hours, start ASAP.

x10

Faster Talent Acquisition

Upstaff's network & platform enables clients to scale up and down blazing fast. Every hire typically is 10x faster comparing to regular recruitement workflow.

Vetted and Trusted Engineers

100%

Security And Vetting-First

AI tools and expert human reviewers in the vetting process is combined with track record & historically collected feedbacks from clients and teammates.

~50h

Save Time For Deep Vetting

In average, we save over 50 hours of client team to interview candidates for each job position. We are fueled by a passion for tech expertise, drawn from our deep understanding of the industry.

Flexible Engagement Models

Arrow

Custom Engagement Models

Flexible staffing solutions, accommodating both short-term projects and longer-term engagements, full-time & part-time

Sharing

Unique Talent Ecosystem

Candidate Staffing Platform stores data about past and present candidates, enables fast work and scalability, providing clients with valuable insights into their talent pipeline.

Transparent

$0

No Hidden Costs

Price quoted is the total price to you. No hidden or unexpected cost for for candidate placement.

x1

One Consolidated Invoice

No matter how many engineers you employ, there is only one monthly consolidated invoice.

Ready to hire Marek F.
or someone with similar Skills?
Looking for Someone Else? Join Upstaff access to All profiles and Individual Match
Start Hiring